Analysis of the Scope of Dynamic Power Management in Emerging Server Architectures

Markus Hähnel, Waltenegus Dargie and Alexander Schill
Chair for Computer Networks, Faculty of Computer Science

Technical University of Dresden, 01062 Dresden, Germany
E-Mail: {Markus.Haehnel1, waltenegus.dargie, alexander.schill}@tu-dresden.de

***Abstract*—The architectures of large-scale Internet servers are becoming more complex each year in order to store and process a large amount of Internet data (*Big Data*) as efficiently as possible. One of the consequences of this continually growing complexity is that individual servers consume a significant amount of data even when they are idle. In this paper we experimentally investigate the scope and usefulness of existing and proposed dynamic power management strategies to manage power at core, socket, and server levels. Our experiment involves four dynamic voltage and frequency scaling policies, three different workloads having different resource consumption statistics, and the activation and deactivation of different sockets (packets) of a multicore, multi-socket server. Moreover, we establish a quantitative relationships between the workload (w) and the estimated power consumption ($\hat{p}$) under different power management strategies to make a quantitative comparison of the different strategies and server configurations.**

***Index Terms*—Dynamic power management, dynamic voltage and frequency scaling, power consumption analysis, multi-socket system, multicore processors**

I. Introduction

The pace at which the amount and complexity of data increases that are presently stored in and processed and transferred by large-scale Internet servers and data centres has induced the research community and the IT industry to label the phenomenon as the *Big Data* phenomenon. In order to deal with this phenomenon processor, server, and network architectures are undergoing a considerable evolution at a fast rate. As far as multicore processor architectures are concerned, the efficient integration of a large amount of cores in a single chip, complex shared cache hierarchies, fast and efficient simultaneous multi-threading, non-uniform cache architecture, and advanced branch prediction strategies, among others, are being endeavoured both by the industry and the research community. The idea is to significantly increase the number of instructions that can be fetched, decoded, dispatched, issued, and executed simultaneously [1]. Likewise, novel server (mainboard) architectures are being developed to enable the fast and efficient integration of multiple multicore processors and random-access memories in a NUMA architecture.

The energy-proportionality (the ratio of consumed energy to work done) of these architectures has in general been steadily improving because the resource and power utilisation of a server can be adapted, at least theoretically, at core, processor, socket, and server levels. Moreover, presently available processors have more operation frequencies and voltages to scale than their predecessors. Regardless of these possibilities, however, due to the proportionality between the capacity and power consumption of the hardware subsystems, the average power consumption of typical Internet servers is still considerably high.

Both the research community and the industry have been working on dynamic power management strategies for decades. For example, the Advanced Configuration and Power Interface (ACPI) specification defines an open industry standard for configuring, managing, and monitoring the power consumption of hardware subsystems in servers at runtime. Likewise, a substantial body of work exists on dynamic frequency and voltage scaling (DFVS) to adapt the operation frequency and voltages of processors in accordance with the expected idle time duration between two jobs and job completion deadlines specified by applications. Nevertheless, the scope and usefulness of these strategies depend on how quickly and how well they adapt to the ever evolving processor and server architectures.

Two of the premises of dynamic power management are that the workload of a server is not constant; rather, it fluctuates over time. Secondly, different workloads have different resource demands (for example, some workloads are predominantly IO-bound, some are CPU-bound, and some are memory-bound). Consequently, an efficient power management strategy attempts to balance the demand for and the supply of resources in a server by switching-off idle resources and by appropriately scaling the operation speed of underutilised resources [2]–[4].

In this paper, we experimentally investigate the performance of different dynamic power management strategies using a medium-scale multicore, multiprocessor server architecture. The server consists of four CPU

sockets which are interconnected in a mesh topology. Each socket houses a quad core Intel Xeon E5-4603 processor (having 4 physical and 8 logical cores), 16 GB memory in a NUMA architecture (4 GB for each socket), 10 Gbps Intel NIC, and an XFS-formatted 6 TB hard disk RAID with a theoretical sustained data rate of ∼465 MB/s (the data rate reduces to ∼300 MB/s during heavy contention). We generated different CPU-bound stochastic workloads to dynamically vary the inter job interval (idle state) at the processors.

The rest of the paper is organized as follows: In Section II, we summarize related work; in section III, we introduce our experiment set up; in Section V, we present and discuss experiment results and share the insight we obtained from the experiment results. Finally, in Section VI, we give concluding remarks and outline future work.

II. Related work

The idle power consumption of Internet servers becomes significantly high as their complexity and capacity increases. Consequently, different approaches have been proposed and implemented to deal with idle power consumption. The Advanced Configuration Power Interface (ACPI) specification serves as a platform-independent conceptual framework for the seamless integration of different dynamic power management strategies into an operating system for managing the power consumption of the different subsystems of a server. It has three conceptual layers, the software, the ACPI, and the hardware layer. The hardware layer consists of the hardware subsystems the power consumption of which should be managed. Each hardware subsystem defines different operating modes having different power-utility characteristics. The ACPI layer exposes to the dynamic power management strategies the parameters and functions of each hardware subsystems that can be modified and invoked. The parameters are exposed as ACPI registers and function pointers. The software layer consists of two vital power management components, the Operating System-directed configuration and Power Management (OSPM) and the ACPI driver (AML interpreter). The former contains an instance of a dynamic power management strategy for each dynamic reconfigurable hardware subsystem. Therefore, an instance of OSPM, once initiated, takes an exclusive control of all aspects of power management and device configuration, as far as a hardware subsystem is concerned. The AML interpreter (ACPI driver) translates the OSPM language into a language understandable by the functions that interact with the managed hardware subsystem.

IBM's PowerX multicore architecture design (currently at its 9-th generation, Power9[1], see also Kalla *et al.* [1] and Sinharoy *et al.* [5]) aims to integrate highly flexible and ACPI compatible dynamic power management features into present and future multicore, multiprocessor server architectures. One of these features is providing separate phase-locked loops (PLL) to individual cores so that their voltage and frequency can be scaled independently. Similarly, some generations of AMD processors provide separate PLL for each core [6], [7]

The increasing number of cores within a single processor package makes dynamic power management essential not only to save energy but also to reduce the thermal effect of high circuit density, which inhibits cores from operating with optimal performance. A high thermal design power (TDP) not only reduces the performance of individual cores but also may damage the whole system. The effect of TDP can be minimised by employing an active cooling mechanism; however, active cooling also introduces its own power consumption. Hanumaiah and Vrudhula [8] aim to minimise the effects of TDP by combining different approaches such as performance-per-watt efficiency as a trade-off between performance and power consumption, DVFS, thread migration, and active cooling.

Maiti *et al.* [9] investigate the consequences of configuration mismatch between core frequencies and core states and propose a framework for core selection, thread-to-core mapping and DVFS. The aim is to select the best distribution of jobs and the appropriate DVFS. Unlike the approach in [8], here optimisation serves one of the two purposes: Either the energy of a server is minimised under performance constraints or its performance is maximised under power constraints. Unfortunately this model considers multicore processors and not multi-socket systems.

Brihi and Dargie [10] and Dargie [11] experimentally investigate the scope and usefulness of dynamic voltage and frequency scaling in different AMD and Intel multicore processors dealing with IO- and CPU-bound workloads. One of their contributions is directly measuring the power consumption of the processors by intercepting their power lines and by establishing a relationship between power consumption and CPU utilisation. Similarly, Rossi *et al.* [12] investigate the scope of three DVFS policies (performance, on-demand, power-save) and propose a multi-linear regression model to estimate the power consumption of a processor based on its CPU utilisation, frequency set by a DVFS policy, and time to finish a job.

[1] http://www.nextplatform.com/2015/08/10/ibm-roadmap-extends-power-chips-to-2020-and-beyond/.

III. SETUP

Most existing dynamic power management strategies aim to minimise the idle states of some of the subsystems of a server, because they consume a significant amount of power even when they are idle. For frequency sensitive subsystems (such as processors), the idle state can be minimised by letting them operate at a slower speed (this is the essential aspect of voltage and frequency scaling). Alternatively, workloads can be aggressively processed, so that the subsystems can be put into a deep-sleep state or switched off entirely. In the latter case, the different components of the subsystem can be switched off when they are not needed, even though the subsystem as such is regarded as active. For example, in a processor core, various idle components (such as the memory controller, load store unit, fixed point processor, etc.) can be separately turned off. Foreseeing these two possibilities, the ACPI specification defines the C and P states. In the context of multicore processors, the C state corresponds to managing individual cores by selectively switching off different sub-architecture components and the P state corresponds to operating the various cores at different frequencies. Hence, the scope of a dynamic power management strategy depends on the extent to which the components of a subsystem can be selectively switched off, the number of distinct power modes that can be achieved, and the accuracy with which the expected idle state of the subsystem can be estimated.

A. Dynamic Voltage and Frequency Scaling

For our analysis we identified four types of DVFS policies which can be integrated into a Linux environment (server edition). These are *power-save*, *on-demand*, *conservative*, and *performance* policies (governors) [10], [11], [13]. The *power-save* policy operates cores at the lowest frequency while the *on-demand* and *conservative* policies adapt the clock frequency to the change in the workload of the servers. The last two policies estimate the utilisation of the processor using a moving average technique, predict its future workload (for the next time slot), and scale-down or scale-up the processor's speed accordingly. The essential difference between the two is that the *on-demand* policy scales up the CPU frequency to the maximum whenever an increment in the core's activity is predicted whereas this is done gradually in the *conservative* policy. The *performance* policy operates a core at the maximum frequency. The aim is to complete a task as fast as possible and put the core into a deep sleep.

On the system side, the server integrates 16 physical cores into 4 sockets but because of HyperThreading®, the operating system (Ubuntu server edition, version 12.04) recognises 32 logical cores. The available frequencies for scaling are: 1.2, 1.3, 1.4, 1.5, 1.6, 1.7, 1.8, 1.9 and 2.0 GHz. The corresponding processor voltages are set automatically and vary in the range from 0.6 to 1.35 V based on the temperature, leakage, power delivery load-line and dynamic capacitance.

Table I
TRANSCODING DURATION WITH SEVERAL SOFTWARE SET FREQUENCIES. TRANSCODING ALWAYS RUN ON CORE 1.

Core 1	Core 2	Core 3 & 4	Duration [s]
2 GHz	sleep		44.5
1.2 GHz	sleep	sleep	61.9
1.2 GHz	2 GHz		44.4

At a socket level, the frequency of operation for individual cores can be different from the one set by a governor. Consider Fig. 1 as an illustration. A governor residing in the operating system, based on its knowledge of the present and anticipated workload of each core, sets the optimal operation frequency for each logical core separately. But this decision cannot be realised directly by the hardware which has often some restrictions. Firstly, two HyperThreads running on the same physical core cannot have different frequencies. In order not to exceed any deadline, the core will select the highest frequencies of its active HyperThreads. Secondly, on Intel processors, there is only one phase-locked-loop (PLL) for all cores belonging to a single package (socket) [14].

Consequently, all cores belonging to one and the same package will operate at the same frequency. Once again, the highest frequency of all the active cores will be chosen by the clock frequency controller [15]. We verified this aspect by transcoding a video several times with different configurations (see Table I). Firstly, we set the maximum frequency via a governor for a single core which carried out the transcoding task; the video was transcoded in 44.5 s. Secondly, we set the operation frequency to a minimum level and carried out the same transcoding task, which took 61.9 s to complete. In the first two cases, all the other cores were disabled. Thirdly, we activated an additional core within the same package and set its operation frequency to maximum whilst keeping the frequency of the other to minimum and carried out the transcoding task of the same video with the same core; the task was completed in 44.4 s. Hence, even if different cores belong to the same package may have different loads, they will have the same operation frequency which is determined by the highest workload. To minimise the inefficiency that arises due to the restriction on DVFS, individual cores can be forced to enter into a deep sleep or can be switched-off altogether.



Figure 1. Software policy (governor) requests individual setting for every logical core. Hardware sets frequency of shared PLL to the maximum of active cores/HyperThreads (HT). Hence, all cores of the package are running with 1.6 GHz. (core 4 of package left for a comprehensive view)



Figure 2. Exemplary workload/video size for each 30 s interval and core when three packages are used.

B. Workload

How well the future workload of a processor can be predicted and how fast its operation frequency (speed) can be set depends on the dynamics of the incoming workload. For this reason and in order to carry out repeated and reproducible experiments, we generated stochastic workloads. Each physical core (leaving Hyper-Threading unused) was given a video transcoding task, which always required 100 % CPU utilisation. We employed (FFMPEG[2]) to transcode a video from one format to another. By the end of each experiment, the throughput of all policies would be equal (i.e., the amount (in byte) of videos they transcoded would be equal). Transcoding tasks were given to the cores at fixed intervals, but the sizes of the videos for each interval were random variables with a known distribution function, mean, and variance. As a result, the video transcoding time, and, hence, the idle time between the completion of a task and the arrival of the next task were random variables as well. This is illustrated in Fig. 2.

As can be seen, a transcoding task is given to the cores every 30 s. But the size of a video assigned to a core is randomly selected from a known distribution (normal, exponential, uniform). Consequently, when regarded along the time axis, the idle time of a single core has random duration; likewise, when regarded across multiple cores, the idle time has a random duration. The duration of a single time slot is determined by the time required to complete the transcoding of the longest video.

Thus, we produced the following workload distributions:

- Exponential – $\mathbf{E}(\lambda = 15\,\text{MB})$; 0.5 % of the videos have the maximum video size, which is 80 MB for all the experiments.

[2]https://www.ffmpeg.org/



Figure 3. The probability density functions of the size of videos (in MB) assigned to each core for transcoding at the beginning of each time interval.

- Normal – $\mathbf{n}(\mu = 15\,\text{MB}, \sigma = 7.5\,\text{MB})$; 2.3 % of the videos have zero size (no video was assigned for the entire time interval) and approx. no video has the maximum video size.
- Uniform – $\mathbf{U}(0, 30)$ – The size of the videos assigned to a core varies uniformly between 0 and 30 MB.

Fig. 3 displays the probability density functions of the three types of workloads. The x-axis depicts the length of the video which is assigned to a core at the beginning of a given time interval. The y-axis depicts the probability that the video assigned to a core has a length of x MB. Finally, an instance of (FFMPEG has been pinned to each active core, so that the power consumption of the core is exclusively due to the transcoding task it carried out.

C. Measurement

We gradually increased the number of packages involved in our experiments. Thus the workload was started on 1, 2, 3 or 4 packages. We run each experiment for one hour and used YOKOGAWA WT210 digital power analysers to measure the power consumption of the server at

a rate of approximately 10 Hz and DSTAT[3] to measure the CPU utilisation at a rate of approximately 1 Hz. Altogether we conducted 48 experiments, 4 different socket configurations, 3 different workload types, and 4 different DVFS policies.

IV. Analysis

Fig. 4 and 5 show the cumulative distribution functions (CDF) for the CPU utilisation of the server when it was managed by the four DVFS policies in different scenarios. At the top of each figure the cores of a single socket were activated whilst at the bottom all the 4 sockets were activated and assigned with transcoding tasks. In the first figure the server was given an exponentially distributed and in the second a normally distributed workload to transcode. The corresponding CDF for the power consumptions of the server are plotted in Fig. 6 and 7.

The diversity in CPU utilisation was the least in the exponential workload with a single socket and the most in the normal workload with all the cores activated. In all scenarios, the CPU utilisation and power consumption characteristic of the *power-save* policy were markedly different from all the others (both utilised CPU and consumed power were the least), but it was also this policy which most violated transcoding deadlines (a transcoding task should complete within 30 s, which is the interval between the arrival of two consecutive transcoding tasks). Clearly, this indicates that energy saving can be made only to a certain extent beyond which there is a penalty. Similarly, from the power consumption of the server (particularly, from the plots at the bottom of Fig. 6 and 7), it can be seen that operating all cores at maximum frequency (with the *performance* policy) did not yield any performance gain as a result of a high power consumption (both *on-demand* and *conservative* have kept deadlines despite power saving).

The *on-demand* and *conservative* policies produced workload-aware, comparable and reproducible results. Fig. 8 compares the change in the CDF of the power consumption of the server as a result of the change in the statistic of the workload of the cores of a single socket. Whilst the difference is insignificant, the *on-demand* strategy of switching the operation frequency to the maximum whenever an increment in the workload of a processor is anticipated seems the best strategy (this observation is consistent with previous observations where the *on-demand* policy produced better results under different workload types and workload statistics [10]). In contrast, the gradual increment in the operation frequency produces an extra frequency-switching cost. This is particularly noticeable in the exponential and uniform workloads (refer to the table in the appendix at the end of this paper)

[3]http://dag.wiee.rs/home-made/dstat/

V. Power vs. CPU Utilisation

One of the desirable aspects of a dynamic power management strategy is its predictability. Schedulers usually require a quantitative relationship between the workload of a server, on the one hand, and the resource demand and the power consumption of the workload, on the other. When a quantitative relationship exists under each power management strategy, then it is is possible to identify and choose the best one that suits a given workload type and workload statistics.

Interestingly, the three DVFS policies (*on-demand*, *conservative*, and *performance* produced reproducible, linear relationships between the CPU utilisation and the power consumption of the multicore, multi-processor server. The existence of such a relationship has been claimed before (Hsu and Feng [16], Singh *et al.* [17], Möbius *et al.* [18], and Dargie [19]), but the claim was made in the absence of any dynamic power management strategy. The parameters of the linear regression varied slightly for different workloads and socket configuration, but this variation was insignificant. Fig. 10 shows the relationship between the CPU utilisation and the power consumption of the server for two different workloads under the *on-demand* workload, for a single and four sockets. The corresponding error is displayed in Figure 10. The power consumption of the server could be estimated from the overall CPU utilisation with an estimation error of below 2.5% for all the cases. The complete list of parameters for the linear regression is attached in the Appendix at the end of this paper.

One of the consequences of the existence of a quantitative relationship between the power consumption and the CPU utilisation of the server is that, if the statistics of one of the quantities is known, it is possible to express the statistics of the other in terms of the known statistics. Suppose, a scheduler has the statistics of the CPU utilisation (which we regard as a random variable, $\mathbf{w}$) under a given DVFS policy. Hence, the distribution function of $\mathbf{w}$, $F(w)$, is expressed as:

$$F(w) = P\{\mathbf{w} \leq w\} \tag{1}$$

where w is a positive real number signifying the workload being $w\%$. Similarly, the density function, $f(w)$, of $\mathbf{w}$ can be determined by differentiating $F(w)$ with respect to w. Once $F(w)$ and $f(w)$ are determined, then useful parameters such as the variance and mean of $\mathbf{w}$ can be determined as well. Moreover, since we have experimentally determined that:

$$\hat{\mathbf{p}} = a \cdot \mathbf{w} + b$$



Figure 4. The cumulative distribution function of the CPU utilisation (w) scaled to the overall available CPU resource when the exponentially distributed transcoding workload was being processed with the four dynamic power management strategies. Top: only a single package was active. Bottom: all the four packages were active.



Figure 5. The cumulative distribution function of the CPU utilisation (w) scaled to the overall available CPU resource when the normally distributed transcoding workload was being processed with the four dynamic power management strategies.

The CDF and pdf of $\hat{\mathbf{p}}$ can also be determined, because we have,

$$F(p) = P\{\hat{\mathbf{p}} \leq p\} = P\{a \cdot \mathbf{w} + b \leq p\} \quad (2)$$

Rearranging terms in Equation 2 yields:

$$F(p) = P\left\{\mathbf{w} \leq \frac{p-b}{a}\right\} = F_w\left(\frac{p-b}{a}\right) \quad (3)$$

where $F_w(p)$ implies the distribution of $\mathbf{w}$ expressed in terms of p. From Equation 3, it is possible to derive the density function, the mean, and variance of $\hat{\mathbf{p}}$. So, it is clear that once the statistics of $\mathbf{w}$ is available, the power required to handle the workload under a given power management policy can be approximated.

VI. Conclusion

In this paper we investigated the scope and usefulness of different dynamic power management policies in a multicore, multi-processor server architecture. The server with which we experimented was a four socket system, each socket housing a quad-core Intel Xeon E5-4603 processor. We considered different workload statistics, DVFS policies, and server configurations. Our experiment results reveal that the scope of power management at a socket level is limited by the shared phase-locked loop (PLL) which manages the clock frequency for each core. The Intel Xeon E5-4603 processor provides a single PLL as a result of which cores belonging to the same package operates at the maximum frequency set by the DVFS policies to that package.

In general, the DVFS policies we examined yield predictable, reproducible, and linear relationships between the total CPU utilisation and the overall power consumption of the server. The relationships enabled us to estimate the statistics (distribution and density functions) of the power consumption of the server when the statistics of the workload of the server is known. This aspect is useful for predicting power consumption, for identifying the best power management strategy, and for scheduling workloads.

In this work, tasks were manually assigned to cores in order to examine the relationship between power consumption and CPU utilisation under different DVFS policies. In future our aim is to dynamically assign tasks based on the idle time distribution of cores and to find an optimal configuration that combines heterogeneous power management strategies.

References

[1] R. Kalla, B. Sinharoy, W. J. Starke, and M. Floyd, "Power7: ibm's next-generation server processor", *IEEE Micro*, vol. 30, no. 2, pp. 7–15, 2010. DOI: 10.1109/MM.2010.38.

[2] R. Jevtic, H. P. Le, M. Blagojevic, S. Bailey, K. Asanovic, E. Alon, and B. Nikolic, "Per-core dvfs with switched-capacitor converters for energy efficiency in manycore processors", in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 23, 2015, pp. 723–730. DOI: 10.1109/TVLSI.2014.2316919.



Figure 6. The cumulative distribution function of the power consumption of the server (p) when the exponential transcoding workload was being processed with the four dynamic power management strategies.



Figure 7. The cumulative distribution function of (p) when the normally distributed transcoding workload was being processed with the four dynamic power management strategies.



Figure 8. The cumulative distribution function of (p) when the exponential transcoding workload was being processed with the *on-demand* and *conservative* DVFS policies and with a single package (4 cores).

[3] J. M. Kim, Y. G. Kim, and S. W. Chung, "Stabilizing cpu frequency and voltage for temperature-aware dvfs in mobile devices", in *IEEE Transactions on Computers*, vol. 64, 2015, pp. 286–292. DOI: 10.1109/TC.2013.188.

[4] M. E. T. Gerards, J. L. Hurink, and J. Kuper, "On the interplay between global dvfs and scheduling tasks with precedence constraints", in *IEEE Transactions on Computers*, vol. 64, 2015, pp. 1742–1754. DOI: 10.1109/TC.2014.2345410.

[5] B. Sinharoy, R. Kalla, W. J. Starke, H. Q. Le, R. Cargnoni, J. a. Van Norstrand, B. J. Ronchetti, J. Stuecheli, J. Leenstra, G. L. Guthrie, D. Q. Nguyen, B. Blaner, C. F. Marino, E. Retter, and P. Williams, "Ibm power7 multicore server processor", *IBM Journal of Research and Development*, vol. 55, no. 3, 1:1–1:29, 2011. DOI: 10.1147/JRD.2011.2127330.

[6] S. Kamil, C. Chan, L. Oliker, J. Shalf, and S. Williams, "An auto-tuning framework for parallel multicore stencil computations", in *Parallel & Distributed Processing (IPDPS), 2010 IEEE International Symposium on*, IEEE, 2010, pp. 1–12.

[7] S. Williams, L. Oliker, R. Vuduc, J. Shalf, K. Yelick, and J. Demmel, "Optimization of sparse matrix–vector multiplication on emerging multicore platforms", *Parallel Computing*, vol. 35, no. 3, pp. 178–194, 2009.



Figure 9. Linear regression of power consumption p over CPU utilization w for the exponential and normal workload under the *on-demand* DVFS policy.



Figure 10. The difference between the predicted power consumption ($\hat{p}$) and the actual or measured power consumption (p) for the exponential and normal workloads under the *on-demand* DVFS policy.

[8] V. Hanumaiah and S. Vrudhula, "Energy-efficient operation of multicore processors by dvfs, task migration, and active cooling", in *IEEE Transactions on Computers*, vol. 63, 2014, pp. 349–360. DOI: 10.1109/TC.2012.213.

[9] S. Maiti, N. Kapadia, and S. Pasricha, "Process variation aware dynamic power management in multicore systems with extended range voltage/frequency scaling", in *IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)*, 2015, pp. 1–4. DOI: 10.1109/MWSCAS.2015.7282119.

[10] A. Brihi and W. Dargie, "Dynamic voltage and frequency scaling in multimedia servers", in *IEEE 27th International Conference on Advanced Information Networking and Applications (AINA)*, 2013, pp. 374–380. DOI: 10.1109/AINA.2013.136.

[11] W. Dargie, "Analysis of the power consumption of a multimedia server under different dvfs policies", in *IEEE 5th International Conference on Cloud Computing*, 2012, pp. 779–785. DOI: 10.1109/CLOUD.2012.31.

[12] F. D. Rossi, M. Storch, I. De Oliveira, and C. A. F. De Rose, "Modeling power consumption for dvfs policies", in *IEEE International Symposium on Circuits and Systems*, 2015, pp. 1879–1882. DOI: 10.1109/ISCAS.2015.7169024.

[13] V. Pallipadi and A. Starikovisky, "The ondemand governer", in *Proceedings of the Linux Symposium (volume two)*, 2006.

[14] A Naveh, E Rotem, A Mendelson, S. Gochman, R. Chabukswar, K. Krishnan, and A. Kumar, "Power and thermal management in the intel core duo processor", *Intel Technology Journal*, vol. 10, no. 2, pp. 109–121, 2006. DOI: 10.1535/itj.1002.

[15] *Datasheet "Intel Xeon Processor E5-1600/E5-2600/E5-4600 Product Families"*, 2012.

[16] C. H. Hsu and W. C. Feng, "A power-aware runtime system for high-performance computing", in *ACM/IEEE 2005 Supercomputing Conference (SC)*, 2005. DOI: 10.1109/SC.2005.3.

[17] K. Singh, M. Bhadauria, and S. A. McKee, "Real time power estimation and thread scheduling via performance counters", *SIGARCH Computational Architecture News*, 2009.

[18] C. Möbius, W. Dargie, and A. Schill, "Power consumption estimation models for processors, virtual machines, and servers", *IEEE Transactions on Parallel and Distributed Systems*, vol. 25, no. 6, pp. 1600–1614, 2014. DOI: 10.1109/TPDS.2013.183.

[19] W. Dargie, "A stochastic model for estimating the power consumption of a processor", *IEEE Transactions on Computers*, vol. 64, no. 5, pp. 1311–1322, 2015. DOI: 10.1109/TC.2014.2315629.

Table II

THE MODEL PARAMETERS DESCRIBING A LINEAR RELATIONSHIP BETWEEN THE ESTIMATED POWER CONSUMPTION OF THE SERVER ($\hat{\mathbf{p}}$) AND THE OVERALL CPU UTILISATION ($\mathbf{w}$) FOR DIFFERENT DYNAMIC VOLTAGE AND FREQUENCY SCALING POLICIES. THE TABLE ALSO PRESENTS THE AVERAGE (ACTUAL) POWER AND CPU UTILISATION OF THE SERVER FOR EACH CONFIGURATION.

video size distribution	DVFS policy	packages	power [W]	CPU [%]	slope a [W/%]	intercept b [W]	correl. R	avg. error [%]
uniform	ondemand	1	220.6	6.79	0.99	217.6	0.939	0.87
		2	225.6	13.94	0.97	219.0	0.965	1.20
		3	235.6	18.13	0.92	231.0	0.961	1.77
		4	236.2	20.71	0.95	234.9	0.950	2.57
	performance	1	230.4	6.98	0.90	225.9	0.857	1.35
		2	239.5	13.79	0.84	231.7	0.939	1.46
		3	249.5	21.81	0.76	239.6	0.959	1.53
		4	248.8	20.99	0.88	243.7	0.941	2.49
	powersave	1	218.0	9.93	0.60	214.5	0.835	0.95
		2	224.7	19.42	0.56	215.2	0.953	0.90
		3	230.1	30.01	0.47	218.9	0.949	1.09
		4	232.4	32.34	0.50	217.9	0.961	1.30
	conservative	1	221.1	6.81	0.84	220.2	0.849	1.18
		2	227.7	13.76	0.89	224.1	0.933	1.60
		3	233.9	18.95	0.93	227.7	0.971	1.48
		4	238.4	20.82	0.94	234.8	0.959	2.32
normal	ondemand	1	225.1	6.95	0.94	221.3	0.942	0.82
		2	231.1	13.89	0.91	224.0	0.964	1.26
		3	237.7	18.77	0.89	232.5	0.955	2.03
		4	242.6	23.23	0.91	235.5	0.964	2.48
	performance	1	230.2	5.30	0.91	226.6	0.878	1.27
		2	234.6	11.66	0.88	226.3	0.972	1.10
		3	246.4	18.58	0.85	238.2	0.963	1.73
		4	251.2	23.92	0.86	241.0	0.971	1.99
	powersave	1	220.1	8.19	0.51	216.8	0.858	0.75
		2	220.5	17.97	0.51	215.4	0.927	0.99
		3	229.6	27.61	0.48	219.0	0.950	1.23
		4	234.1	35.13	0.46	219.5	0.959	1.36
	conservative	1	219.1	5.32	0.96	217.2	0.878	1.24
		2	227.2	13.53	0.97	220.3	0.960	1.39
		3	238.0	18.27	0.90	231.0	0.969	1.68
		4	242.8	23.34	0.91	234.3	0.967	2.34
exponential	ondemand	1	221.9	5.88	1.01	219.5	0.875	1.21
		2	231.4	11.75	1.05	223.0	0.964	1.29
		3	240.5	17.96	1.04	228.6	0.971	1.63
		4	244.5	21.60	1.11	228.5	0.975	1.98
	performance	1	228.3	5.55	1.05	226.9	0.843	1.46
		2	235.2	11.80	0.98	225.4	0.945	1.65
		3	244.1	17.97	1.01	229.9	0.977	1.51
		4	252.9	21.81	1.10	237.2	0.960	2.16
	powersave	1	221.6	9.10	0.74	215.6	0.904	0.80
		2	225.8	17.28	0.59	217.6	0.925	1.03
		3	233.3	26.09	0.53	221.3	0.946	1.14
		4	237.8	34.22	0.52	221.7	0.965	1.14
	conservative	1	222.3	5.89	1.09	218.0	0.936	0.94
		2	234.1	12.39	1.01	225.5	0.941	1.52
		3	241.2	18.05	1.01	228.1	0.980	1.35
		4	247.8	22.87	1.10	231.4	0.963	2.26